




A Low Power Front-end Architecture for SiPM Readout with Integrated ADC and Multiplexed Readout



Schaltungstechnik
und Simulation

I. Sacco, P. Fischer, M. Ritzert and I. Peric
Heidelberg University, Germany

ilaria.sacco@ziti.uni-heidelberg.de


- Detector readout with SiPMs
- Front-end requirements
- Single-ended front-end designs
- Chip architecture
- Measurement results

Crystal Readout with SiPM

- Scintillator Crystals + SiPMs → excellent gamma detectors
Application in medical imaging and particle physics experiments
- Three main concepts:

Pixelated crystals

1:1 coupling




- + Good timing performance
- + Large signals

+ Low data rate

Pixelated crystals

+ light sharing
→ Interpolation




- + High spatial resolution
- Must detect small signals

- Increased data rate

Monolithic crystal

→ Interpolation



- + Depth of Interaction
- Must detect small signals

- Largest data rate

SiPM Detector Readout: HYPERIMAGE and SUBLIMA

■ HYPERIMAGE module for preclinical PET

- Crystal block → e.g. 22×24 LYSO crystals of 1.3mm pitch
- SiPM tile → 4×4 Monolithic SiPM arrays with 2×2 SiPMs (4×4mm²)
- ASIC tile → 2 PETA ASICs with 36 TDC/ADC channels each
- Interface tile → FPGA for preprocessing data

■ One of the SUBLIMA goals:

- High resolution module with 1:1 coupling
- Excellent time resolution (c.r.t. <300ps) for ToF

■ Both projects are EU funded




#241711

SUBLIMA




#201651

HYPER
IMAGE



HyperImage Stack

HYPERIMAGE Flood Map Result



- ^{22}Na source
- 8x8 SiPMs
22x24 crystals
1.3 mm x 1.3 mm
⇒ 3x3 per SiPM
- 15 MEvents
- 2D-Gaussian fit

Taken in „Neighbor Trigger“ mode: The channel receiving the main fraction of the signal triggers its neighbors.

- **Spatial Resolution = high channel density (1:1 coupling)**
 - Single-ended channels simplified wiring
 - Low power consumption simplified cooling
 - Single-wire output simplified backend


- **Timing Resolution**
 - Low input impedance improved SiPM response
 - Precise threshold settings low thresholds for 'first photon'
 - Programmable input dc potential precise control of SiPM overvoltage

- **Frequency bandwidth requirements**
 - Programmable low-pass frequency reduced noise
 - Programmable high-pass frequency elimination of baseline fluctuations





- **Low noise**

Time Resolution: Why Low Input Impedance and How to get it?

- Rise time is faster for low input impedance:



- Circuits:



TransImpedance Amplifier (TIA)
 -Fixed input DC
 - **$R_{in} \rightarrow R/v_0 @BW$**

Grounded gate stage
 R_{in} limited to $1/g_m$



Regulated Cascode
 $R_{in} < 1/g_m$
 Higher power cons.

Mirror Regulation
 W. Shen, Uni HD
 Possible instability

Input Stage Design: Simple Idea


- M_0 : cascode Nmos with high g_m
- R: load resistor, $I \rightarrow U$ gain
- Bias: current sink ($\sim 2\text{mA}$)

Bias = 1mA \rightarrow Rin \sim 50 Ω
Bias = 2mA \rightarrow Rin \sim 25 Ω



- Fundamental limit for MOS (weak inv. @ given current)
(For bipolar trans.: $R_{in} \sim V_{Th} / I_C \sim 25 \text{ mV} / 1\text{mA} \sim 25 \Omega$)

Input Stage Design: (1) Straight Cascode



Sub source : compensation current
→ higher dynamic range
→ fixed V_{out}

DAC : 5 bit- 50mV steps per-channel
→ variable DC input (span ~ 1V)
→ variable R_{in}

Energy Integration: $U \rightarrow I$ conversion

Bias currents are shared between ALL the channels


$I_{sub} + I_{bias} \sim 5\text{mA}$

$G = 100 \quad I \rightarrow U$ conversion

Input impedance $\sim 25\text{-}40\Omega$

Low pass frequency $\sim 150\text{-}200\text{ MHz}$

Input Stage Design: (2) Regulated Cascode



Active regulation circuit : needs one more current source
→ $I_{comp} > I_{bias}$
→ direct dc setting (span $\sim 1V$)
→ lower input impedance

DAC : same as before

Still low power consumption!


$I_{sub} + I_{bias} + I_{comp} \sim 7mA$

$G = 100 \quad I \rightarrow U$ conversion

Input impedance $\sim 3\Omega$

Low pass frequency ~ 650 MHz

Input Stage Design: (3) Regulated "Mirrored" Cascode



One more "stage"

Current is mirrored ($\times M$)

→ Higher Gain = $M \times R$

→ Larger Dynamic range

→ Direct current injection into the energy integrator


$I_{sub}, I_{bias}, I_{comp} \sim 7 - 8 \text{ mA}$

$G = M \times R$


Input impedance $\sim 3 \Omega$

Low pass frequency $\sim 650 \text{ MHz}$

Simulation results for different DAC settings:




Frontend Design: Channel Architecture



Frontend Design: Energy Integration


The energy integration is performed with a classic charge integrator → the discharge time is a direct measurement of the charge collected



Input current is first integrated


Charge is then measured by constant current discharge.

Integration Phase




Charge integration starts when a “hit” is detected by the hit logic

The feedback loops are disabled




Discharge Phase




Discharge phase starts after a **programmable delay** → all the charge should be collected on the capacitor

It stops when V_{out} reaches DC Bias




Frontend Design: Single-Wire Output Protocol



The Digital Control Block uses a generated internal clock @ 250 MHz

Time, energy and ID channel information need to be encoded

Frontend Design: Single-Wire Output Protocol




- First rising edge: Timing signal
To be sampled by FPGA with ps-precision.
- Time difference between ADC Start / ADC Stop is the ADC result.
Approximately proportional to energy.
To be sampled with ns-precision.
- Channel ID / TDC data


Simulated output:



Frontend Design: Single-Wire Output Protocol




The digital encoded protocol can contain the TDC information as well



- Six channel designs have been included in the test chip
- Common bias
- A channel pair can be tested per time
- Some channels contain TDC
- LC oscillator generates 250 MHz clock

A TDC on the external FPGA (~50 ps resolution) has been designed for time coincidence measurements




Measurements Results: Input Impedance


A common injection path through 1K Ω resistor is on-chip for testing purpose

Easy evaluation of the input impedance


- Non compensated channels \rightarrow \sim 70 Ohms (expected 25-40 Ohms)
- Compensated channels \rightarrow **7 Ohms** (expected 4 Ohms)






Energy spectrum with LYSO crystal and Na source



Same setting, only with the LYSO



Measurements Results : effect of input voltage on energy gain




The energy integration gain has an almost **linear dependence** on the DC input voltage



Same channel settings, only the dc input bias changes.
Measurements taken with a non regulated channel

Measurements Results: Time Coincidence

Sodium source
in the middle




Even



Measurements Results: Time Coincidence

Time coincidence measurement with a low current in the SiPm (about 100 μA in both SiPms)



Conclusions


- Starting from HYPERIMAGE module, a new module is under study for better timing resolution, spatial resolution and compactness within SUBLIMA project

HyperImage
Module



Next steps:


- PETA4 has been designed and submitted
 - Better timing
 - Higher channel count
 - Bump bonding
- Presented FE for SiPM readout
 - variable DC input
 - low power
 - very low input impedance
 - Simple & low power ADC
 - It works fine and has been integrated in a multi-channels ASIC



Thank you!

Frontend Design: Energy Integrator

Simulation for two different discharge currents:



Test for ADC linearity

- Voltage pulses at different amplitudes, through the injection path

